# Zero Volatage Switching Operation of a Boost Converter

Suraj Bharadwaj Tripathy, Sangeeta Kotecha, Priyanka Tripathi

(Department of Electrical Engineering, Atharva College Of Engineering, Malad Marve Road, Charkop Naka, Malad (W), Mumbai – 400095, India)

(Department of Electrical Engineering, Atharva College Of Engineering, Malad Marve Road, Charkop Naka, Malad (W), Mumbai – 400095, India

(Department of Electrical Engineering, Atharva College Of Engineering, Malad Marve Road, Charkop Naka, Malad (W), Mumbai – 400095, India

*Email:* suraj.tofficial@gmail.com,sangeetajain.pune@gmail.com,Priyankatripathi@atharvacoe.ac.in)

**Abstract:** The power converters are known as one of the most widely used in any electrical applications. However, design of a power converter taking inductor current ripple into existence is one of the major concerns while designing a boost converter. A huge inductor ripple current may destroy the entire circuit resulting a huge amount of losses. Hence, a topology should be adopted to minimise the over current in a power converter circuit because of the inductive element.A gate switching drive in case of a boost converter results induction over current which cause excessive switching loss.In this paper a zero voltage switching topology is designed which allows the MOSFET to switch on whenever it senses a zero voltage.Thus the switching losses can be minimised.

### I. Introduction

The power converters are assumed to be in an ideal state during the mathematical analysis for simpler calculation. However, the practical converter circuits deals with different kind of losses. The losses may occur because of the resistance, continuous and discontinuous switching of the the semiconductor switches used in the circuit, passive element involved in the circuit operation etc. the losses that appear in the circuit during the converter operation affects the overall performance of the circuit and as a result of which the efficiency is affected. So there is n urgent need to minimize the circuit losses to achieve the minimum power loss and a better efficiency. The power converter are normally designed to operate in a very high operating switching frequency. High switching frequency results very low output ripple

## II. An Overview Of Zero Vlotage Switching

Theoretically Zero voltage switching is defined as the square wave power conversion during the ontime of the switch with resonant switching transition. it can also be defined as the utilization of a constant off control that varies the conversion frequency, or to vary the output by controlling the on time of the switch. For a single switching cycle it can be expressed as the control of duty cycle keeping the switching frequency constant. In the circuit drawn below using ltSpice is the basic circuit of a boost converter. The time intervals and the other parameters are calculated and the final equations used for calculations are represented below.

### **III. Variable Ranges**

The ranges are defined here which are used during the during the ltSpice simulations, programmings and matlab calculations.

 $350 < V_{LN} < 450$   $1 < V_{LIN} < 150$   $1e - 9 < t_{ON} < 20e - 6$ 

VIN : Input Voltage

VL : Output Voltage

tON : on time of the mosfet

Equations Derived

$$t_{1} = t_{ON} - t_{LIN}$$

$$t_{2} = (\pi/2 - \Phi)/\omega$$

$$\phi = tan^{-1}(t_{1}\omega) - t_{1}\omega$$

$$t_{3} = acos(V_{IN} * C_{OSS} * \omega/(-I_{L_{peak}}) + cos(\omega * t_{1} + \phi) - \phi)/\omega$$

$$t_{4} = I_{L_{peak}} * sin(\omega * t_{3} + \phi) * L./(V_{I}N - V_{L}) + t_{3}$$

$$t_{6} = acos(1 + (V_{IN}/(V_{L} - V_{IN})))/\omega + t_{4}$$

$$t_{LIN} = \sqrt{LC_{OSS}V_{IN}(V_{IN} - 2V_{L})}/V_{L}$$

$$I_{t3} = I_{L_{peak}} * sin(\omega * t_{3} + \phi)$$

$$I_{out} = (V_{L} * t_{1}^{2} - V_{L} * (t_{lin}).^{2} + (V_{IN} - V_{L}) * (t_{4} - t_{3})^{2})/(2 * L * t_{sw})$$

$$I_{L_Min} = \omega * C_{OSS} * (V_L - V_{IN})$$

 $T_1 = V_{SW}$  is equal to  $V_{IN}$ 

 $t_1$  to  $t_2$  = time when the inductor current follows a cosine curve

 $t_2 = time$  when the inductor current approaches to the maximum value

t2 to t3 = the inductor current follows cosine curve till VSW is equal to VIN t3 to T5= the inductor starts discharging linearly and follows a linear curve t4 = the time when inductor current is zero t5= time when the switch is again turned on and the diode is off

# 2.1 Initial circuit diagram of the boost converter designed during the period of internship is mentioned below.

The diagram drawn below is just the initial approach to the project.the developed and modified circuit diagram is mentioned in this report.

Zero Volatage Switching Operation of a Boost Converter



"MY SW" is the mosfet for the boost converter. The control circuit that connected to the gate terminal of the mosfet is the gate drive designed to achieve the zero voltage switching.

As the control system of the simulation using LTSPICE is not so effective in order to achieve the zero voltage switching and the microcontroller programming the control scheme was further developed to the circuit drawn below.

A graph is plotted using ltSpice



International Conference on Innovation and Advance Technologies in Engineering Atharva College of Engineering Malad Marve Road, Charkop Naka, Malad West Mumbai

A graph is ploted using ltSPICE which represents the voltage across the switch and the voltage across the gate drive .the zero voltage switching can clearly be seen here in the graph.

Here V\_sw represents the switching voltage and V\_001 represents the gate voltage.



The zero voltage can be seen here.



Here is a circuit drawn using ltspice to represent the circuit connection of TVS diode and TBU and the output at the load.

The output across the load is mentioned below .this represents the effect of TVS and TBU on the input wave form.



Here it is clearly visible that the voltage is dropped across the load .the tvs and tbu gives an over voltage protection to the circuit.

the output voltage is represented below which is extracted from the ltspice simulation with some approximation ...the out put increases until it reach the saturation and after that it maintains the value. the plot from ltspice is represented below for a 100 volt of dc input and other parameter remaining the same .



The plot for the current across the inductor is represented below for a dc input of 100 volt .



From the plot represented above it is clear that the current across the inductor goes to the peak and again comes down to zero and and the voltage across the source mosfet rises to approach the minimum switching loss. The complete circuit diagram is represented below (control loop excluded for clear visibility of the parameters)



#### **IV.** Conclusion

So here in this paper the detail about the zero voltage switching and the phase lock look is represented. so the basic idea of the zero voltage switching was to reduce the switching loss by waiting the current to react zero and then controlling the gate pulse. As a result of which the switching loss is completely reduced resulting a higher efficiency ..the two mosfet (switches) are controlled by the phase lock loop technique .where one switching pulse is treated as a masters pulse and the rest is treated as a slave pulse and the the slave pulse is generated after a delay of half of the switching period of the masters switching pulse.As a result of which the inductior current remains reasonable .without the phase lock loop techniquie the inductors current goes on increasing hence can destroy the entire circuit.

So the mat lab programming and simulation is represented above to calculate many parameters and to determine the relationship between them.

#### **References Journal Papers:**

- [1]. Tim Ardley, Specification Of The Over Voltage Protection Circuit, IEEE, 2013.
- [2]. W. Phipps, Martin R. Harrison, Richard DukeThree-Phase Phase-Locked Loop Control Of A New Generation Power converter, IEEE, 2006.
- [3]. Laszlo Huber, Member, IEEE, Brian T. Irving,Review And Stability Analysis Of PLL-Based Interleaving Control Of DCM/CCM Boundary Boost PFC Converters,IEEE,2009.
- [4]. Pei-Hsin Liu, A Novel Phase Lock Loop (PLL)-Based Interleaving Structure For Variable-Frequency Controlled Voltage Regulators, ieee, 2015.